Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
Synchronet
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Package Registry
Container Registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
Main
Synchronet
Commits
e767ef1b
Commit
e767ef1b
authored
18 years ago
by
rswindell
Browse files
Options
Downloads
Patches
Plain Diff
Added comment for THRE bit in IIR.
parent
b8eea1fe
No related branches found
Branches containing commit
No related tags found
Tags containing commit
No related merge requests found
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
src/sbbs3/uartdefs.h
+1
-1
1 addition, 1 deletion
src/sbbs3/uartdefs.h
with
1 addition
and
1 deletion
src/sbbs3/uartdefs.h
+
1
−
1
View file @
e767ef1b
...
...
@@ -59,7 +59,7 @@ const char* uart_reg_desc[] = { "base", "IER", "IIR", "LCR", "MCR", "LSR", "MSR"
#define UART_IIR_MODEM_STATUS 0x00
#define UART_IIR_NONE 0x01
/* Bit 0=0, Interrupt Pending */
#define UART_IIR_TX_EMPTY 0x02
#define UART_IIR_TX_EMPTY 0x02
/* THRE (Transmit Holding Register Empty) */
#define UART_IIR_RX_DATA 0x04
#define UART_IIR_LINE_STATUS 0x06
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment